

# Deeksha Dangwal

✉ deekshadangwal@gmail.com | 📧 GScholar | 🌐 deekshadangwal.com

## Research Interests

---

### Computer Systems Research, Security and Privacy, MLSys

I am a computer architect working at the intersection of hardware-software co-design, privacy, and AI systems. As AI systems grow more complex and pervasive, privacy and safety cannot be an afterthought, it demands the same rigor as performance. My work spans formal privacy models, secure and homomorphic computation, architecture modeling and agile hardware tooling, and privacy-preserving computer vision for augmented reality, with publications in top venues including **ISCA, ASPLOS, PLDI, FPL, and TMLR**.

My SoK on hardware-software-security codesign was cited in the **US National Strategy on Microelectronics Research**. I am a **Rising Stars in EECS** alumna, and trace wringing was recognized as an **IEEE Micro Top Pick**.

## Education

---

<b>Doctor of Philosophy, Computer Science</b> University of California, Santa Barbara Thesis: " <b>A System-level Framework for Privacy</b> " Advised by <b>Prof. Timothy Sherwood</b>	<b>03/2022</b>
<b>Master of Science, Electrical and Computer Engineering</b> University of California, Santa Barbara	<b>09/2016</b>
<b>Bachelor of Engineering, Instrumentation and Electronics</b> Ramaiah Institute of Technology, Bangalore, India	<b>05/2014</b>

## Awards and Honors

---

<b>Our paper, "SoK: Opportunities for Software-Hardware-Security Codesign for Next-Generation Secure Computing"</b> (HASP'20) appears in the <i>United States National Strategy on Microelectronics Research</i>	<b>2024</b>
<b>Runner-up</b> , UCSB Grad Slam Competition	<b>2021</b>
<b>Rising Stars in EECS</b> , UC Berkeley	<b>2020</b>
<b>IEEE Micro Top Pick</b> , Trace Wringing for Program Trace Privacy	<b>2020</b>
<b>Fiona and Michael Goodchild Graduate Mentoring Award</b> , UCSB Graduate Division	<b>2020</b>
<b>Outstanding Graduate Student Award</b> , Department of Computer Science, UCSB	<b>2020</b>
<b>Second Place</b> , NXP Embedded Design Challenge	<b>2015</b>

## Experience

---

<b>Consultant</b> , <i>Office of the CTO, The Allen Institute, Seattle, WA</i>	<b>07/2025 - 09/2025</b>
<ul style="list-style-type: none"><li>◦ <u>Neural tracing</u>: Co-developed neural tracing for mechanistic interpretability of LLMs and bio-foundation models. Submitted patent application "<i>Model Optimization and Data Analysis Using Neural Traces</i>" (P2)</li></ul>	
<b>Research Scientist</b> , <i>Reality Labs Research, Meta</i>	<b>01/2022 - 04/2025</b>
<ul style="list-style-type: none"><li>◦ <u>Distributed Intelligence and On-device AI</u>: Prototyped gesture interaction for smart glasses (data collection, model training, compression, and demo) on SoC with custom and off-the-shelf accelerators. Through HW/SW codesign and energy-aware scheduling, my pipeline improved latency and power (by 93% &amp; 74%)</li><li>◦ <u>Performance and Power Modeling</u>: Built Python-based system-level power and performance modeling tool for Project Aria and other wearable devices using discrete-event simulation. The system latency and power was calibrated against measurements on prototype devices running machine perception pipelines: eye tracking, hand and gesture tracking, localization and mapping.</li><li>◦ <u>Hardware-Software-Security Codesign in Extended Reality</u>: Developed security and privacy research program for mixed and augmented reality, establishing threat models for codec avatars, privately crowdsourced data collection for world modeling, and other extended reality applications; published in HASP 2020 (W3), PLDI 2020 (C5), BMVC 2021 (C4), TMLR 2025 (J4, A1)</li></ul>	

**Graduate Student Researcher, ArchLab, UC Santa Barbara**

**06/2015 - 12/2021**

- Trace Wrangling: Developed trace wrangling for safer program behavior sharing, achieving privacy through lossy compression and information flow tracking with verifiable leakage bounds; published in ASPLOS 2019, SEED 2020 (C3, C6) and recognized as IEEE Micro Top Pick (J2)
- Agile Hardware Development with PyRTL: Co-developed PyRTL, a Pythonic hardware development toolkit enabling rapid prototyping and agile hardware design; published in FPL 2017 (C1) and IEEE Micro 2020 (J3)
- Architecture Modeling with Charm: Worked on Charm, a domain-specific language for high-level architecture modeling; published in ISCA 2018, JETC 2019 (C2, J1)
- OpenTPU: Led development in PyRTL, creating open-source tensor processing unit implementation

**Research Scientist Intern, Reality Labs Research, Meta**

**06/2020 - 01/2021**

- Implemented novel reverse engineering attack on local feature descriptors, surpassing state-of-the-art reconstruction accuracy for user image recovery
- Established first privacy threat model for computer vision feature descriptor sharing in AR systems
- Developed privacy-preserving mitigation techniques and studied effects on downstream vision system performance; published in BMVC 2021 (C3)

**Research Intern, Microsoft Research**

**06/2018 - 09/2018**

- Implemented parameterizable architecture-aware machine learning graph primitives for custom hardware instructions on Brainwave Neural Processing Unit
- Built tools for automatic lifting of hardware instructions to high-level graph primitives while maintaining hardware fidelity
- Designed computational pipeline for NPU model decompilation with accuracy verification; resulted in patent (P1)

**Research Assistant, Oracle Labs**

**06/2016 - 09/2016**

- Established testing environment for measuring throughput of RAPID Data Processing Unit (DPU) network, a bandwidth-optimized big data computation architecture
- Implemented network congestion tests for best/worst case traffic using hardware RPC acceleration mechanisms

## Publications

---

[C]=Conference, [J]=Journal or Magazine, [W]=Workshop

### W4 [The Need for Computational Pluralism](#)

D. Dangwal, A. Rajagopal. *Workshop on Ethical Systems and Architecture Design (HotEthics), 2026*

### J4 [Unlocking Visual Secrets: Inverting Features with Diffusion Priors for Image Reconstruction](#)

S. Q. Zhang, Z. Li, C. Guo, S. Mahloujifar, D. Dangwal, E. Suh, B. D. Salvo, C. Liu. *Transactions on Machine Learning Research (TMLR), 2025*

### C6 [Context-Aware Privacy-Optimizing Address Tracing](#)

D. Dangwal, Z. Zhang, J. Crandall, T. Sherwood. *IEEE International Symposium on Secure and Private Execution Environment Design (SEED), 2021*

### C5 [Porcupine: A Synthesizing Compiler for Vectorized Homomorphic Encryption](#)

M. Cowan, D. Dangwal, A. Alaghi, C. Trippel, V. T. Lee, B. Reagen. *Programming Language Design and Implementation (PLDI), 2021*

### C4 [Mitigating Reverse Engineering Attacks on Local Feature Descriptors](#)

D. Dangwal, V. T. Lee, H. J. Kim, T. Shen, M. Cowan, R. Shah, C. Trippel, B. Reagen, T. Sherwood, V. Balntas, A. Alaghi, E. Ilg. *British Machine Vision Conference (BMVC), 2021*

### W3 [SoK: Opportunities for Software-Hardware-Security Codesign for Next Generation Secure Computing](#)

D. Dangwal, M. Cowan, A. Alaghi, V. Lee, B. Reagen, C. Trippel. *Hardware and Architectural Support for Security and Privacy (HASP), 2020*

### J3 [Agile Hardware Development and Instrumentation with PyRTL](#)

D. Dangwal, G. Tzimpragos, T. Sherwood. *IEEE Micro Special Topics on Agile & Open Source Hardware, 2020*

### J2 [Trace Wrangling for Program Trace Privacy](#)

D. Dangwal, W. Cui, J. McMahan, T. Sherwood. *IEEE Micro's Top Picks from Computer Architecture Conferences, 2020 (IEEE Micro Top Pick)*

- C3 **Safer Program Behavior Sharing through Trace Wrining** 🗨️  
 D. Dangwal, W. Cui, J. McMahan, T. Sherwood. *Architectural Support for Programming Languages and Operating Systems (ASPLOS)*, 2019
- J1 **Language Support for Navigating Architecture Design in Closed Form**  
 W. Cui, G. Tzimpragos, Y. Tao, J. McMahan, D. Dangwal, N. Tsiskaridze, G. Michelogiannakis, D. Vasudevan, T. Sherwood. *ACM Journal on Emerging Technologies in Computing Systems (JETC)*, 2019
- W2 **PyRTLMatrix: an Object-Oriented Hardware Design Pattern for Prototyping ML Accelerators**  
 D. Aboye, D. Kupsh, M. Lim, J. Mai, D. Dangwal, D. Mirza, T. Sherwood. *Workshop on Energy Efficient Machine Learning and Cognitive Computing for Embedded Applications (EMC2)*, 2019
- W1 **PyRTL in Early Undergraduate Research**  
 D. Mirza, D. Dangwal, T. Sherwood. *Workshop on Computer Architecture Education (WCAE)*, 2019
- C2 **Charm: A Language for Closed-form High-level Architecture Modeling**  
 W. Cui, Y. Ding, D. Dangwal, A. Holmes, J. McMahan, A. JavadiAbhari, G. Tzimpragos, F. Chong, T. Sherwood. *International Symposium on Computer Architecture (ISCA)*, 2018
- C1 **A Pythonic Approach for Rapid Hardware Prototyping and Instrumentation**  
 J. Clow, G. Tzimpragos, D. Dangwal, S. Guo, J. McMahan, T. Sherwood. *International Conference on Field-Programmable Logic and Applications (FPL)*, 2017

## Pre-Prints, Reports, Articles

---

- A2 **Mechanism Design for Improving Hardware Security Workshop Report** CCC Workshop Report, August 2022
- A1 **Analysis and Mitigations of Reverse Engineering Attacks on Local Feature Descriptors**  
 D. Dangwal, V. T. Lee, H. J. Kim, T. Shen, M. Cowan, R. Shah, C. Trippel, B. Reagen, T. Sherwood, V. Balntas, A. Alaghi, E. Ilg. *arXiv preprint*, May 2021

## Patents

---

- P2 **Model Optimization and Data Analysis Using Neural Traces**  
 A. Rajagopal, G. H. Huynh, D. Dangwal *Provisional Patent Filed September 2025*
- P1 **Deriving a concordant software neural network layer from a quantized firmware neural network layer**  
 J. Fowers, D. Lo, D. Dangwal *US Patent 11556764B2, Microsoft Technology Licensing LLC, 2023*

## Invited Talks and Seminars

---

- |   |         |
|---|---------|
| T8 <b>Performance, Power, and Privacy: Codesign Strategies for Always-On Wearables</b><br>Washington State University, Pullman                | 06/2025 |
| T7 <b>Privacy and Security in the age of Metaverse: A case for data minimization and on-device AI</b><br>Washington State University, Everett | 05/2025 |
| T6 <b>A System-Level Framework for Privacy: Applications of Wrining in AR/VR</b><br>Meta, Reality Labs Research                               | 03/2021 |
| T5 <b>A System-Level Framework for Privacy</b><br>Arizona State University, Phoenix   | 03/2021 |
| T4 <b>A System-Level Framework for Privacy</b><br>Pennsylvania State University, State College  | 03/2021 |
| T3 <b>Privacy through Wrining</b><br>UCSB Grad Slam Final   | 03/2021 |
| T2 <b>Agile hardware development and instrumentation with PyRTL</b><br>Agile-RTL Workshop, UC Santa Barbara, CA                               | 09/2019 |
| T1 <b>OpenTPU: Prototyping ML Accelerators with PyRTL</b><br>IEEE Space Computing Conference, Caltech, Pasadena, CA                           | 09/2019 |

## Teaching and Mentorship

---

<b>Teaching Assistant</b> , CS 154: Computer Architecture, UCSB	Spring 2021
<b>Teaching Assistant</b> , Research Mentorship Program (RMP), UCSB	Summer 2019
<b>NSF ERSP Mentor</b> , Department of Computer Science, UCSB	2018 - 2019
<ul style="list-style-type: none"><li>◦ Students published "PyRTLMatrix: an Object-Oriented Hardware Design Pattern for Prototyping ML Accelerators" at EMC2 workshop (<a href="#">W2</a>)</li><li>◦ Awarded university-wide Fiona and Michael Goodchild Graduate Mentoring Award 🏆 for excellence in mentorship</li></ul>	

<b>Women in STEM Mentorship Program</b> , UCSB	10/2016 - 03/2018
<b>Teaching Assistant</b> , Department of Physics, UCSB	01/2015 - 06/2015
<b>EUREKA Mentorship Program</b> , California NanoSystems Institute, UCSB	06/2015 - 08/2015

### Students Mentored

- Joann Chen (Research Intern, Meta, 2022), Manu Kondapaneni (2020), Junayed Naushad (2019), Dawit Aboye (2018-2019), Dylan Kupsh (2018-2019), Maggi Lim (2018-2019), Jacqueline Mai (2018-2019), Angela Yung (2016-2017), Saurabh Gupta (2015)

## Professional Service and Activities

---

<b>CRA Congressional Visit Day</b> , Washington State Contingent	09/2025
<ul style="list-style-type: none"><li>◦ Represented CRA and Washington State in Washington, D.C., and joined meetings with Members of Congress to make the case for federal support of computing research</li></ul>	
<b>Invited Participant</b> , CCC Future of AI Research in Industry	07/2025
<b>Invited Participant</b> , CCC Computing Futures Symposium	05/2025
<b>Invited Participant</b> , CCC Mechanism Design for Improving Hardware Security	08/2022
<b>Organizer</b> , Undergrad Architecture Mentoring Workshop (uArch)	2022 - 2025
<b>Program Committee Member</b>	
<ul style="list-style-type: none"><li>◦ MICRO '26, ISPASS '26, HPCA ('26, '25, '24), ASPLOS '25, ISCA '24, SEED '24, HASP '23</li></ul>	
<b>External Review Committee</b>	
<ul style="list-style-type: none"><li>◦ MICRO '24, YArch ('25, '23), ISCA '22, SEED '21, ASPLOS '20 (Artifact Evaluation)</li></ul>	
<b>Co-President</b> , Women in Computer Science (WiCS), UCSB	2018 - 2020
<b>Graduate Representative for Faculty Recruitment</b> , Department of Computer Science, UCSB	2019 - 2020
<b>Graduate Representative for Diversity</b> , Department of Computer Science, UCSB	2018 - 2019
<b>Grace Hopper Celebration of Women</b>	2017, 2018, 2019
<b>CRA-W Grad Cohort</b>	2017, 2018

*(Updated March 2026)*